Technical Document
Specifications
Brand
NexperiaLogic Function
Inverter
Number of Elements per Chip
6
Schmitt Trigger Input
No
Maximum Propagation Delay Time @ Maximum CL
10.2ns
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Logic Family
LVC
Dimensions
8.75 x 4 x 1.45mm
Height
1.45mm
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Temperature
-40 °C
Propagation Delay Test Condition
30pF
Maximum Operating Temperature
+125 °C
Length
8.75mm
Width
4mm
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
AED 2.65
Each (Supplied in a Tube) (ex VAT)
AED 2.78
Each (Supplied in a Tube) (inc VAT)
1
AED 2.65
Each (Supplied in a Tube) (ex VAT)
AED 2.78
Each (Supplied in a Tube) (inc VAT)
1
Ideate. Create. Collaborate
JOIN FOR FREE
No hidden fees!
- Download and use our DesignSpark software for your PCB and 3D Mechanical designs
- View and contribute website content and forums
- Download 3D Models, Schematics and Footprints from more than a million products
Technical Document
Specifications
Brand
NexperiaLogic Function
Inverter
Number of Elements per Chip
6
Schmitt Trigger Input
No
Maximum Propagation Delay Time @ Maximum CL
10.2ns
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Logic Family
LVC
Dimensions
8.75 x 4 x 1.45mm
Height
1.45mm
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Temperature
-40 °C
Propagation Delay Test Condition
30pF
Maximum Operating Temperature
+125 °C
Length
8.75mm
Width
4mm
Minimum Operating Supply Voltage
1.65 V
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS