Nexperia 74LVC2G125DP,125, Dual-Channel Non-Inverting 3-State Buffer, 8-Pin TSSOP

RS Stock No.: 816-8810Brand: NexperiaManufacturers Part No.: 74LVC2G125DP,125
brand-logo
View all in Buffers

Technical Document

Specifications

Logic Family

LVC

Logic Function

Buffer

Number of Channels

2

Schmitt Trigger Input

No

Input Type

Single Ended

Output Type

3 State

Polarity

Non-Inverting

Mounting Type

Surface Mount

Package Type

TSSOP

Pin Count

8

Maximum High Level Output Current

-32mA

Maximum Low Level Output Current

32mA

Maximum Propagation Delay Time @ Maximum CL

11.4ns

Maximum Operating Supply Voltage

5.5 V

Dimensions

3.1 x 3.1 x 0.95mm

Minimum Operating Temperature

-40 °C

Maximum Operating Temperature

+125 °C

Length

3.1mm

Width

3.1mm

Minimum Operating Supply Voltage

1.65 V

Height

0.95mm

Product details

74LVC Family Inverters & Buffers

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family

Stock information temporarily unavailable.

Please check again later.

Stock information temporarily unavailable.

AED 1.70

Each (In a Pack of 30) (ex VAT)

AED 1.785

Each (In a Pack of 30) (inc VAT)

Nexperia 74LVC2G125DP,125, Dual-Channel Non-Inverting 3-State Buffer, 8-Pin TSSOP
Select packaging type

AED 1.70

Each (In a Pack of 30) (ex VAT)

AED 1.785

Each (In a Pack of 30) (inc VAT)

Nexperia 74LVC2G125DP,125, Dual-Channel Non-Inverting 3-State Buffer, 8-Pin TSSOP
Stock information temporarily unavailable.
Select packaging type

Buy in bulk

quantityUnit pricePer Pack
30 - 60AED 1.70AED 51.00
90 - 150AED 1.65AED 49.50
180 - 330AED 1.05AED 31.50
360 - 690AED 1.00AED 30.00
720+AED 0.95AED 28.50

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more

Technical Document

Specifications

Logic Family

LVC

Logic Function

Buffer

Number of Channels

2

Schmitt Trigger Input

No

Input Type

Single Ended

Output Type

3 State

Polarity

Non-Inverting

Mounting Type

Surface Mount

Package Type

TSSOP

Pin Count

8

Maximum High Level Output Current

-32mA

Maximum Low Level Output Current

32mA

Maximum Propagation Delay Time @ Maximum CL

11.4ns

Maximum Operating Supply Voltage

5.5 V

Dimensions

3.1 x 3.1 x 0.95mm

Minimum Operating Temperature

-40 °C

Maximum Operating Temperature

+125 °C

Length

3.1mm

Width

3.1mm

Minimum Operating Supply Voltage

1.65 V

Height

0.95mm

Product details

74LVC Family Inverters & Buffers

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family