Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
2
Schmitt Trigger Input
No
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
8
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
11.4ns
Dimensions
3.1 x 3.1 x 0.95mm
Maximum Operating Supply Voltage
5.5 V
Width
3.1mm
Minimum Operating Supply Voltage
1.65 V
Height
0.95mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
3.1mm
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
AED 1.70
Each (Supplied on a Reel) (ex VAT)
AED 1.785
Each (Supplied on a Reel) (inc VAT)
30
AED 1.70
Each (Supplied on a Reel) (ex VAT)
AED 1.785
Each (Supplied on a Reel) (inc VAT)
30
Buy in bulk
quantity | Unit price | Per Reel |
---|---|---|
30 - 60 | AED 1.70 | AED 51.00 |
90 - 150 | AED 1.65 | AED 49.50 |
180 - 330 | AED 1.05 | AED 31.50 |
360 - 690 | AED 1.00 | AED 30.00 |
720+ | AED 0.95 | AED 28.50 |
Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
2
Schmitt Trigger Input
No
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
8
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
11.4ns
Dimensions
3.1 x 3.1 x 0.95mm
Maximum Operating Supply Voltage
5.5 V
Width
3.1mm
Minimum Operating Supply Voltage
1.65 V
Height
0.95mm
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
3.1mm
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS