Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
1
Schmitt Trigger Input
Yes
Input Type
Schmitt Trigger
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
5
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
14ns
Dimensions
2.25 x 1.35 x 1mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.25mm
Height
1mm
Width
1.35mm
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
AED 0.95
Each (In a Pack of 75) (ex VAT)
AED 0.998
Each (In a Pack of 75) (inc VAT)
75
AED 0.95
Each (In a Pack of 75) (ex VAT)
AED 0.998
Each (In a Pack of 75) (inc VAT)
75
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
75 - 75 | AED 0.95 | AED 71.25 |
150 - 300 | AED 0.45 | AED 33.75 |
375 - 675 | AED 0.40 | AED 30.00 |
750 - 1425 | AED 0.40 | AED 30.00 |
1500+ | AED 0.25 | AED 18.75 |
Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Buffer
Number of Channels
1
Schmitt Trigger Input
Yes
Input Type
Schmitt Trigger
Output Type
Single Ended
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
TSSOP
Pin Count
5
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
14ns
Dimensions
2.25 x 1.35 x 1mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+125 °C
Length
2.25mm
Height
1mm
Width
1.35mm
Product details
74LVC Family Inverters & Buffers
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS