Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Bus Transceiver
Number of Elements per Chip
2
Number of Channels per Chip
16
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SSOP
Pin Count
48
Input Level
LVTTL
Output Level
LVTTL
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
2.2 ns @ 3.3 V
Width
7.6mm
Minimum Operating Supply Voltage
1.2 V
Minimum Operating Temperature
-40 °C
Height
2.35mm
Dimensions
16 x 7.6 x 2.35mm
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+125 °C
Length
16mm
Maximum Operating Supply Voltage
3.6 V
Country of Origin
Thailand
Product details
74LVCH Family
High Speed Low-Voltage CMOS Technology logic
Operating voltage 1.2 to 3.6V with 5V tolerant inputs/outputs
Bus Hold feature on inputs eliminates need for large pull-ups
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVCH Family
Stock information temporarily unavailable.
Please check again later.
AED 8.40
Each (ex VAT)
AED 8.82
Each (inc. VAT)
Standard
1
AED 8.40
Each (ex VAT)
AED 8.82
Each (inc. VAT)
Standard
1
Buy in bulk
quantity | Unit price |
---|---|
1 - 29 | AED 8.40 |
30 - 59 | AED 7.45 |
60+ | AED 7.15 |
Technical Document
Specifications
Brand
NexperiaLogic Family
LVC
Logic Function
Bus Transceiver
Number of Elements per Chip
2
Number of Channels per Chip
16
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SSOP
Pin Count
48
Input Level
LVTTL
Output Level
LVTTL
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
2.2 ns @ 3.3 V
Width
7.6mm
Minimum Operating Supply Voltage
1.2 V
Minimum Operating Temperature
-40 °C
Height
2.35mm
Dimensions
16 x 7.6 x 2.35mm
Propagation Delay Test Condition
50pF
Maximum Operating Temperature
+125 °C
Length
16mm
Maximum Operating Supply Voltage
3.6 V
Country of Origin
Thailand
Product details
74LVCH Family
High Speed Low-Voltage CMOS Technology logic
Operating voltage 1.2 to 3.6V with 5V tolerant inputs/outputs
Bus Hold feature on inputs eliminates need for large pull-ups
Compatibility: Input LVTTL/TTL, Output LVCMOS