Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer, Line Driver
Number of Channels per Chip
2
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SSOP
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Pin Count
8
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
4 ns @ 3.3 V
Dimensions
2.95 x 2.8 x 1.29mm
Height
1.29mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Length
2.95mm
Width
2.8mm
Product details
74LVC2G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS
74LVC Family
Stock information temporarily unavailable.
Please check again later.
AED 2.60
Each (In a Pack of 5) (ex VAT)
AED 2.73
Each (In a Pack of 5) (inc. VAT)
Standard
5
AED 2.60
Each (In a Pack of 5) (ex VAT)
AED 2.73
Each (In a Pack of 5) (inc. VAT)
Standard
5
Buy in bulk
quantity | Unit price | Per Pack |
---|---|---|
5 - 45 | AED 2.60 | AED 13.00 |
50 - 95 | AED 1.70 | AED 8.50 |
100+ | AED 1.10 | AED 5.50 |
Technical Document
Specifications
Brand
Texas InstrumentsLogic Family
LVC
Logic Function
Buffer, Line Driver
Number of Channels per Chip
2
Input Type
Single Ended
Output Type
3 State
Polarity
Non-Inverting
Mounting Type
Surface Mount
Package Type
SSOP
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Pin Count
8
Maximum High Level Output Current
-32mA
Maximum Low Level Output Current
32mA
Maximum Propagation Delay Time @ Maximum CL
4 ns @ 3.3 V
Dimensions
2.95 x 2.8 x 1.29mm
Height
1.29mm
Maximum Operating Supply Voltage
5.5 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Length
2.95mm
Width
2.8mm
Product details
74LVC2G Family, Texas Instruments
Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS